
1 of 2

FIG. 1



FIRST SDRAM CRT 306 303-305 STEM TER O SY ARB I FIRST SDRAM CONTROLLER 8 SECOND BUS AF RTC 50 CONTROLLER 205 LCD/CRT 200 T.I.MER SECOND BRIDGE DMA CIRCUIT UNIT 2C 255 265 97 BRIDGE AC 0 275 DMA CIRCUIT SSP BUS ME/MC SYSTEM CONTROLLER GP10 FIRST DEVICE FLASH MEMORY DCT TEXTURE/PIXEL CACHE ROM/ SRAM BUS 9 DCT/ Q/ **PERIPHERAL** 43 POWER CONTROLLER SS W 8 SYSTEM 230 SD. GBUF MMC/ COMPUITATION 60 RENDERING PCMC1A /CF ECOND IrDA <u>x</u> T SYSTEM ARBITER COMPUTATION INTERFAC MICROPROCESSC 250 GEOMETRY USB **UART** FIRST BUS / 240 BUS PS2 VIDEO/GRAPHIC 32 SCALER ETHERNET 20 COUNTER /TIMER INTERRUPT SECOND SDRAM CONTROLLER 560 **PROCESSOR** PL PRE-102 .Ω EXTERNAL CLOCK SECOND SDRAM CMOS IMAGE SENSOR 305

7. S. 2.